 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET FEATURES * 'Trench' technology * Very low on-state resistance * Fast switching * Stable off-state characteristics * High thermal cycling performance * Low thermal resistance PHP69N03LT, PHB69N03LT, PHD69N03LT SYMBOL d QUICK REFERENCE DATA VDSS = 25 V ID = 69 A g RDS(ON) 14 m (VGS = 5 V) RDS(ON) 12 m (VGS = 10 V) s GENERAL DESCRIPTION N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The combination of very low on-state resistance and low switching losses make this device the optimum choice in high speed computer motherboard d.c. to d.c. converters. The PHP69N03LT is supplied in the SOT78 (TO220AB) conventional leaded package. The PHB69N03LT is supplied in the SOT404 surface mounting package. The PHD69N03LT is supplied in the SOT428 surface mounting package. PINNING PIN 1 2 3 tab DESCRIPTION SOT78 (TO220AB) tab SOT404 tab SOT428 tab gate drain1 source 2 2 drain 1 23 1 3 1 3 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER VDSS VDGR VGS VGSM ID IDM PD Tj, Tstg Drain-source voltage Drain-gate voltage Gate-source voltage Pulsed gate-source voltage Continuous drain current Pulsed drain current Total power dissipation Operating junction and storage temperature CONDITIONS Tj = 25 C to 175C Tj = 25 C to 175C; RGS = 20 k Tj 150C Tmb = 25 C; VGS = 5 V Tmb = 100 C; VGS = 5 V Tmb = 25 C Tmb = 25 C MIN. - 55 MAX. 25 25 15 20 69 48 240 125 175 UNIT V V V V A A A W C 1 It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages. June 1998 1 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET THERMAL RESISTANCES SYMBOL PARAMETER Rth j-mb Rth j-a Thermal resistance junction to mounting base Thermal resistance junction to ambient PHP69N03LT, PHB69N03LT, PHD69N03LT CONDITIONS MIN. - TYP. MAX. UNIT 60 50 1.2 K/W K/W K/W SOT78 package, in free air SOT404 and SOT428 packages, pcb mounted, minimum footprint - ELECTRICAL CHARACTERISTICS Tj= 25C unless otherwise specified SYMBOL PARAMETER V(BR)DSS VGS(TO) RDS(ON) gfs IGSS IDSS Qg(tot) Qgs Qgd td on tr td off tf Ld Ld Ls Ciss Coss Crss Drain-source breakdown voltage Gate threshold voltage Drain-source on-state resistance CONDITIONS VGS = 0 V; ID = 0.25 mA; Tj = -55C VDS = VGS; ID = 1 mA Tj = 175C Tj = -55C VGS = 10 V; ID = 25 A VGS = 5 V; ID = 25 A VGS = 5 V; ID = 25 A; Tj = 175C Forward transconductance VDS = 25 V; ID = 25 A Gate source leakage current VGS = 5 V; VDS = 0 V Zero gate voltage drain VDS = 25 V; VGS = 0 V; current Tj = 175C Total gate charge Gate-source charge Gate-drain (Miller) charge Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time Internal drain inductance Internal drain inductance Internal source inductance Input capacitance Output capacitance Feedback capacitance ID = 20 A; VDD = 24 V; VGS = 10 V MIN. 25 22 1 0.5 12 TYP. MAX. UNIT 1.5 8.5 11 25 10 0.05 70 9 20 10 50 80 50 3.5 4.5 7.5 1700 480 250 2 2.3 12 14 26 100 10 500 20 75 120 75 V V V V V m m m S nA A A nC nC nC ns ns ns ns nH nH nH pF pF pF VDD = 15 V; ID = 25 A; VGS = 10 V; RG = 5 Resistive load Measured tab to centre of die Measured from drain lead to centre of die (SOT78 package only) Measured from source lead to source bond pad VGS = 0 V; VDS = 25 V; f = 1 MHz June 1998 2 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP69N03LT, PHB69N03LT, PHD69N03LT REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS Tj = 25C unless otherwise specified SYMBOL PARAMETER IS ISM VSD trr Qrr Continuous source current (body diode) Pulsed source current (body diode) Diode forward voltage Reverse recovery time Reverse recovery charge CONDITIONS MIN. IF = 25 A; VGS = 0 V IF = 69 A; VGS = 0 V IF = 69 A; -dIF/dt = 100 A/s; VGS = -10 V; VR = 25 V TYP. MAX. UNIT 0.95 1.0 65 0.1 69 240 1.2 A A V ns C AVALANCHE LIMITING VALUE SYMBOL PARAMETER WDSS CONDITIONS MIN. MAX. 60 UNIT mJ Drain-source non-repetitive ID = 25 A; VDD 15 V; unclamped inductive turn-off VGS = 5 V; RGS = 50 ; Tmb = 25 C energy 120 110 100 90 80 70 60 50 40 30 20 10 0 PD% Normalised Power Derating 120 110 100 90 80 70 60 50 40 30 20 10 0 ID% Normalised Current Derating 0 20 40 60 80 100 Tmb / C 120 140 160 180 0 20 40 60 80 100 Tmb / C 120 140 160 180 Fig.1. Normalised power dissipation. PD% = 100PD/PD 25 C = f(Tmb) Fig.2. Normalised continuous drain current. ID% = 100ID/ID 25 C = f(Tmb); conditions: VGS 5 V June 1998 3 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP69N03LT, PHB69N03LT, PHD69N03LT 1000 ID, Drain current (Amps) 7514-30 0.06 0.05 RDS(on), Drain-Source on resistance (Ohms) Tj = 25 C 2.6 V 2.8 V 3V 3.2 V 100 RD S(O = N) VD S/ ID tp = 10 us 100 us 1 ms 0.04 0.03 0.02 0.01 10 DC 10 ms 100 ms 10 V 5V VGS = 15 V Tmb = 25 C 1 1 10 VDS, Drain-source voltage (Volts) 100 0 0 10 20 30 ID, Drain current (Amps) 40 50 PHP69N03LT Fig.3. Safe operating area ID & IDM = f(VDS); IDM single pulse; parameter tp Zth j-mb / (K/W) BUKx55-lv Fig.6. Typical on-state resistance, Tj = 25 C. RDS(ON) = f(ID); parameter VGS Drain current, ID (A) VDS > RDS(ON) x ID PHP69N03LT 10 50 1 D= 0.5 0.2 0.1 0.05 0.02 0 P D tp tp D= T T 1E-05 1E-03 t/s 1E-01 t 1E+01 40 30 0.1 20 175 C 0.01 10 Tj = 25 C 0.001 1E-07 0 0 1 2 3 Gate-source voltage, VGS (V) 4 5 Fig.4. Transient thermal impedance. Zth j-mb = f(t); parameter D = tp/T ID, Drain current (Amps) 15V 10 V 5V PHP69N03LT Tj = 25 C 3.2 V Fig.7. Typical transfer characteristics. ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj PHP69N03LT Tj = 25 C 50 50 Transconductance, gfs (S) VDS > RDS(ON) x ID 40 40 175 C 30 3V 2.8 V 30 20 20 10 2.6 V 10 2.4 V VGS = 2.2 V 0 0 1 2 3 4 VDS, Drain-Source voltage (Volts) 5 0 0 10 20 30 Drain current, ID (A) 40 50 Fig.5. Typical output characteristics, Tj = 25 C. ID = f(VDS); parameter VGS Fig.8. Typical transconductance, Tj = 25 C. gfs = f(ID) June 1998 4 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP69N03LT, PHB69N03LT, PHD69N03LT a 2 30V TrenchMOS 10000 Capacitances, Ciss, Coss, Crss (pF) 9514-30 1.5 Ciss 1 1000 0.5 Coss Crss 0 -100 -50 0 50 Tj / C 100 150 200 100 0.1 1 10 Drain-source volage, VDS (V) 100 Fig.9. Normalised drain-source on-state resistance. a = RDS(ON)/RDS(ON)25 C = f(Tj) VGS(TO) / V max. 2 typ. 1.5 min. 1 BUK959-60 Fig.12. Typical capacitances, Ciss, Coss, Crss. C = f(VDS); conditions: VGS = 0 V; f = 1 MHz 2.5 15 VGS, Gate-Source voltage (Volts) VDD=24V ID=20A Tj = 25C PHP69N03LT 10 5 0.5 0 0 -100 -50 0 50 Tj / C 100 150 200 0 10 20 30 40 50 Qg, Gate charge (nC) 60 70 80 Fig.10. Gate threshold voltage. VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS Sub-Threshold Conduction Fig.13. Typical turn-on gate-charge characteristics. VGS = f(QG); parameter VDS IF / A 9514-30 1E-01 100 1E-02 2% typ 98% 80 1E-03 60 1E-04 40 Tj / C = 175 25 1E-05 20 0 1E-05 0 0.5 1 1.5 2 2.5 3 0 0.5 1 VSDS / V 1.5 2 Fig.11. Sub-threshold drain current. ID = f(VGS); conditions: Tj = 25 C; VDS = VGS Fig.14. Typical reverse diode current. IF = f(VSDS); conditions: VGS = 0 V; parameter Tj June 1998 5 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP69N03LT, PHB69N03LT, PHD69N03LT 120 110 100 90 80 70 60 50 40 30 20 10 0 WDSS% + L VDS VGS 0 RGS T.U.T. R 01 shunt VDD -ID/100 20 40 60 80 100 120 Tmb / C 140 160 180 Fig.15. Normalised avalanche energy rating. WDSS% = f(Tmb) Fig.16. Avalanche energy test circuit. 2 WDSS = 0.5 LID BVDSS /(BVDSS - VDD ) June 1998 6 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET MECHANICAL DATA Dimensions in mm Net Mass: 2 g PHP69N03LT, PHB69N03LT, PHD69N03LT 4,5 max 10,3 max 1,3 3,7 2,8 5,9 min 15,8 max 3,0 max not tinned 3,0 13,5 min 1,3 max 1 2 3 (2x) 2,54 2,54 0,9 max (3x) 0,6 2,4 Fig.17. SOT78 (TO220AB); pin 2 connected to mounting base. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Refer to mounting instructions for SOT78 (TO220) envelopes. 3. Epoxy meets UL94 V0 at 1/8". June 1998 7 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET MECHANICAL DATA Dimensions in mm Net Mass: 1.4 g 10.3 max PHP69N03LT, PHB69N03LT, PHD69N03LT 4.5 max 1.4 max 11 max 15.4 2.5 0.85 max (x2) 2.54 (x2) 0.5 Fig.18. SOT404 : centre pin connected to mounting base. MOUNTING INSTRUCTIONS Dimensions in mm 11.5 9.0 17.5 2.0 3.8 5.08 Fig.19. SOT404 : soldering pattern for surface mounting. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Epoxy meets UL94 V0 at 1/8". June 1998 8 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET MECHANICAL DATA PHP69N03LT, PHB69N03LT, PHD69N03LT Dimensions in mm : Net Mass: 1.4 g seating plane 6.73 max 1.1 2.38 max 0.93 max 5.4 tab 4 min 6.22 max 10.4 max 4.6 2 1 3 0.5 min 0.3 0.5 0.5 0.8 max (x2) 2.285 (x2) Fig.20. SOT428 : centre pin connected to mounting base. MOUNTING INSTRUCTIONS Dimensions in mm 7.0 7.0 2.15 2.5 1.5 4.57 Fig.21. SOT428 : soldering pattern for surface mounting. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Epoxy meets UL94 V0 at 1/8". June 1998 9 Rev 1.400 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET DEFINITIONS Data sheet status Objective specification Product specification Limiting values PHP69N03LT, PHB69N03LT, PHD69N03LT This data sheet contains target or goal specifications for product development. This data sheet contains final product specifications. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. (c) Philips Electronics N.V. 1998 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. June 1998 10 Rev 1.400 |
Price & Availability of PHP69NLT
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |